

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/604,994	08/29/2003	Toshiaki Kirihata	FIS920030119US1	1993
32074	7590 11/14/2005		EXAM	INER
INTERNATIONAL BUSINESS MACHINES CORPORATION			YOHA, CONNIE C	
DEPT. 18G				
BLDG. 300-482			ART UNIT	PAPER NUMBER
2070 ROUTE 52			2827	
HOPEWELL JUNCTION, NY 12533			DATE MAILED: 11/14/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.



UNITED STATES DEPARTMENT OF COMMERCE U.S. Patent and Trademark Office

Address: COMMISSIONER FOR PATENTS

P.O. Box 1450

Alexandria, Virginia 22313-1450

10	604,994
	1.04-101110

APPLICATION NO./
CONTROL NO.

FILING DATE
FIRST NAMED INVENTOR /
PATENT IN REEXAMINATION

EXAMINER

ART UNIT PAPER

1105

DATE MAILED:

Please find below and/or attached an Office communication concerning this application or proceeding.

Commissioner for Patents

Please find below ancl/or attached an Office communication concerning this application or proceeding.

Application/Control Number: 10/604,994

Art Unit: 2827

DETAILED ACTION

EXAMINER'S AMENDMENT

1. An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Mr. H. Daniel Schnurmann on 5/12/00.

- 2. The application has been amended as follows:
 - A. Claims 15-19 should all depend on claim 12.
 - B. In the specification,

Replace the texts in paragraph [0020] with:

[0020] Figs. 1A and 1B, respectively show a transistor level schematic of a conventional 6T SRAM cell, consisting of four NMOS and two PMOS transistors and Dynamic memory cell consisting of one NMOS transistor and one capacitor.

Replace the texts in paragraph [0021] with:

[0021] Figs. 2A and 2B, show a conventional transistor level schematic of a dual-port static memory cell consisting respectively, of four NMOS, two PMOS transistors and two NMOS transistors and one capacitor.

Application/Control Number: 10/604,994 Page 3

Art Unit: 2827

Conclusion

3. Any inquiry concerning this communication or earlier communications from the examiner should be directed to whose telephone number is (571) 272-1799. The examiner can normally be reached on Mon. - Fri. from 8:00 A.M. to 5:30 PM. The examiner's supervisor, David Nelms, can be reached at (571) 272-1787. The fax phone number for this Group is (703) 872-9306. Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Group receptionist whose telephone number is (703) 305-0956.

4. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov should you have questions on access to the Private Pair system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

C. Yoha

November 2005

CONNIE C. YOHA
PRIMARY EXAMINEP